FPGA based Embedded Processing Architecture for the QRD-RLS Algorithm

Deepak Boppana, Kully Dhanoa, Jesse Kempa. FPGA based Embedded Processing Architecture for the QRD-RLS Algorithm. In 12th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), 20-23 April 2004, Napa, CA, Proceedings. pages 330-331, IEEE Computer Society, 2004. [doi]

Authors

Deepak Boppana

This author has not been identified. Look up 'Deepak Boppana' in Google

Kully Dhanoa

This author has not been identified. Look up 'Kully Dhanoa' in Google

Jesse Kempa

This author has not been identified. Look up 'Jesse Kempa' in Google