An approach to Verilog-VHDL interoperability for synchronous designs

Dominique Borrione, F. Vestman, H. Bouamama. An approach to Verilog-VHDL interoperability for synchronous designs. In Hon F. Li, David K. Probst, editors, Advances in Hardware Design and Verification, IFIP WG 10.5 International Conference on Correct Hardware Design and Verification Methods, 16-18 October 1997, Montréal, Québec, Canada. Volume 105 of IFIP Conference Proceedings, pages 65-87, Chapman & Hall, 1997.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.