Translation hint buffers to reduce access time of physically-addressed instruction caches

Brian K. Bray, Michael J. Flynn. Translation hint buffers to reduce access time of physically-addressed instruction caches. In Proceedings of the 25th Annual International Symposium on Microarchitecture, Portland, Oregon, November 1992. pages 206-209, ACM/IEEE, 1992. [doi]

Abstract

Abstract is missing.