Enhancing FPGA Performance for Arithmetic Circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Philip Brisk, Ajay K. Verma, Paolo Ienne, Hadi Parandeh-Afshar. Enhancing FPGA Performance for Arithmetic Circuits. In Proceedings of the 44th Design Automation Conference, DAC 2007, San Diego, CA, USA, June 4-8, 2007. pages 334-337, IEEE, 2007. [doi]

This author has not been identified. Look up 'Philip Brisk' in GoogleThis author has not been identified. Look up 'Ajay K. Verma' in GoogleThis author has not been identified. Look up 'Paolo Ienne' in GoogleThis author has not been identified. Look up 'Hadi Parandeh-Afshar' in Google

runs on WebDSL