Enhancing FPGA Performance for Arithmetic Circuits

Philip Brisk, Ajay K. Verma, Paolo Ienne, Hadi Parandeh-Afshar. Enhancing FPGA Performance for Arithmetic Circuits. In Proceedings of the 44th Design Automation Conference, DAC 2007, San Diego, CA, USA, June 4-8, 2007. pages 334-337, IEEE, 2007. [doi]

Abstract

Abstract is missing.