A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Francesco Buccoleri, Simone Mattia Dartizio, Francesco Tesolin, Luca Avallone, Alessio Santiccioli, Agata Iesurum, Giovanni Steffan, Dmytro Cherniak, Luca Bertulessi, Andrea Bevilacqua, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino. A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner. J. Solid-State Circuits, 58(3):634-646, March 2023. [doi]

This author has not been identified. Look up 'Francesco Buccoleri' in GoogleThis author has not been identified. Look up 'Simone Mattia Dartizio' in GoogleThis author has not been identified. Look up 'Francesco Tesolin' in GoogleThis author has not been identified. Look up 'Luca Avallone' in GoogleThis author has not been identified. Look up 'Alessio Santiccioli' in GoogleThis author has not been identified. Look up 'Agata Iesurum' in GoogleThis author has not been identified. Look up 'Giovanni Steffan' in GoogleThis author has not been identified. Look up 'Dmytro Cherniak' in GoogleThis author has not been identified. Look up 'Luca Bertulessi' in GoogleThis author has not been identified. Look up 'Andrea Bevilacqua' in GoogleThis author has not been identified. Look up 'Carlo Samori' in GoogleThis author has not been identified. Look up 'Andrea L. Lacaita' in GoogleThis author has not been identified. Look up 'Salvatore Levantino' in Google

runs on WebDSL