Selective High-Latency Arithmetic Instruction Reuse in Multicore Processors

Claudiu Buduleci, Arpad Gellert, Adrian Florea. Selective High-Latency Arithmetic Instruction Reuse in Multicore Processors. In Radu-Emil Precup, editor, 27th International Conference on System Theory, Control and Computing, ICSTCC 2023, Timisoara, Romania, October 11-13, 2023. pages 410-415, IEEE, 2023. [doi]

Abstract

Abstract is missing.