A reconfigurable VLSI coprocessing system for the block matching algorithm

A. Bugeja, W. Yang. A reconfigurable VLSI coprocessing system for the block matching algorithm. IEEE Trans. VLSI Syst., 5(3):329-337, 1997. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.