Comparative evaluation of FPGA and ASIC implementations of bufferless and buffered routing algorithms for on-chip networks

Yu Cai, Ken Mai, Onur Mutlu. Comparative evaluation of FPGA and ASIC implementations of bufferless and buffered routing algorithms for on-chip networks. In Sixteenth International Symposium on Quality Electronic Design, ISQED 2015, Santa Clara, CA, USA, March 2-4, 2015. pages 475-484, IEEE, 2015. [doi]

Authors

Yu Cai

This author has not been identified. Look up 'Yu Cai' in Google

Ken Mai

This author has not been identified. Look up 'Ken Mai' in Google

Onur Mutlu

This author has not been identified. It may be one of the following persons: Look up 'Onur Mutlu' in Google