Ultra-Low Power 18-Transistor Fully Static Contention-Free Single-Phase Clocked Flip-Flop in 65-nm CMOS

Yunpeng Cai, Anand Savanth, Pranay Prabhat, James Myers, Alex S. Weddell, Tom J. Kazmierski. Ultra-Low Power 18-Transistor Fully Static Contention-Free Single-Phase Clocked Flip-Flop in 65-nm CMOS. J. Solid-State Circuits, 54(2):550-559, 2019. [doi]

Authors

Yunpeng Cai

This author has not been identified. Look up 'Yunpeng Cai' in Google

Anand Savanth

This author has not been identified. Look up 'Anand Savanth' in Google

Pranay Prabhat

This author has not been identified. Look up 'Pranay Prabhat' in Google

James Myers

This author has not been identified. Look up 'James Myers' in Google

Alex S. Weddell

This author has not been identified. Look up 'Alex S. Weddell' in Google

Tom J. Kazmierski

This author has not been identified. Look up 'Tom J. Kazmierski' in Google