Gregorio Cappuccino, Andrea Pugliese 0002, Giuseppe Cocorullo. Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation. In Vassilis Paliouras, Johan Vounckx, Diederik Verkest, editors, Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings. Volume 3728 of Lecture Notes in Computer Science, pages 329-336, Springer, 2005. [doi]
@inproceedings{CappuccinoPC05,
title = {Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation},
author = {Gregorio Cappuccino and Andrea Pugliese 0002 and Giuseppe Cocorullo},
year = {2005},
doi = {10.1007/11556930_34},
url = {http://dx.doi.org/10.1007/11556930_34},
researchr = {https://researchr.org/publication/CappuccinoPC05},
cites = {0},
citedby = {0},
pages = {329-336},
booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings},
editor = {Vassilis Paliouras and Johan Vounckx and Diederik Verkest},
volume = {3728},
series = {Lecture Notes in Computer Science},
publisher = {Springer},
isbn = {3-540-29013-3},
}