Scalable Video Coding Deblocking Filter FPGA and ASIC Implementation Using High-Level Synthesis Methodology - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Pedro P. Carballo, Omar Espino, Romen Neris, Pedro Hernandez-Fernandez, Tomasz Szydzik, Antonio Núñez. Scalable Video Coding Deblocking Filter FPGA and ASIC Implementation Using High-Level Synthesis Methodology. In 2013 Euromicro Conference on Digital System Design, DSD 2013, Los Alamitos, CA, USA, September 4-6, 2013. pages 415-422, IEEE, 2013. [doi]

This author has not been identified. Look up 'Pedro P. Carballo' in GoogleThis author has not been identified. Look up 'Omar Espino' in GoogleThis author has not been identified. Look up 'Romen Neris' in GoogleThis author has not been identified. Look up 'Pedro Hernandez-Fernandez' in GoogleThis author has not been identified. Look up 'Tomasz Szydzik' in GoogleThis author has not been identified. Look up 'Antonio Núñez' in Google

runs on WebDSL