A delay model valid in all the regions of operation of the MOS transistor for the energy-efficient design of MCML gates

Giuseppe Caruso. A delay model valid in all the regions of operation of the MOS transistor for the energy-efficient design of MCML gates. IEICE Electronic Express, 10(17):20130599, 2013. [doi]

Abstract

Abstract is missing.