Optimization of clock-gating structures for low-leakage high-performance applications

Javier Castro, Pilar Parra, Antonio J. Acosta. Optimization of clock-gating structures for low-leakage high-performance applications. In International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France. pages 3220-3223, IEEE, 2010. [doi]

Authors

Javier Castro

This author has not been identified. Look up 'Javier Castro' in Google

Pilar Parra

This author has not been identified. Look up 'Pilar Parra' in Google

Antonio J. Acosta

This author has not been identified. Look up 'Antonio J. Acosta' in Google