Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling

Noureddine Chabini, Wayne Wolf. Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling. IEEE Trans. VLSI Syst., 12(6):573-589, 2004. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.