A synthesis-for-transparency approach for hierarchical and system-on-a-chip test

K. Chakrabarty. A synthesis-for-transparency approach for hierarchical and system-on-a-chip test. IEEE Trans. VLSI Syst., 11(2):167-179, 2003. [doi]

Abstract

Abstract is missing.