Sreejit Chakravarty, Kambiz Komeyli, Eric W. Savage, Michael J. Carruthers, Bret T. Stastny, Sujit T. Zachariah. Layout Analysis to Extract Open Nets Caused by Systematic Failure Mechanisms. In 20th IEEE VLSI Test Symposium (VTS 2002), Without Testing It s a Gamble, 28 April - 2 May 2002, Monterey, CA, USA. pages 367-372, IEEE Computer Society, 2002. [doi]