A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure

Chi-Hang Chan, Yan Zhu 0001, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins. A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure. In Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, USA, June 13-15, 2012. pages 86-87, IEEE, 2012. [doi]

Authors

Chi-Hang Chan

This author has not been identified. Look up 'Chi-Hang Chan' in Google

Yan Zhu 0001

This author has not been identified. Look up 'Yan Zhu 0001' in Google

Sai-Weng Sin

This author has not been identified. Look up 'Sai-Weng Sin' in Google

Seng-Pan U

This author has not been identified. Look up 'Seng-Pan U' in Google

Rui Paulo Martins

This author has not been identified. Look up 'Rui Paulo Martins' in Google