A power aware system level interconnect design methodology for latency-insensitive systems

Vikas Chandra, Herman Schmit, Anthony Xu, Lawrence T. Pileggi. A power aware system level interconnect design methodology for latency-insensitive systems. In 2004 International Conference on Computer-Aided Design (ICCAD 04), November 7-11, 2004, San Jose, CA, USA. pages 275-282, IEEE Computer Society / ACM, 2004. [doi]

Abstract

Abstract is missing.