Yun-Nan Chang. Design of an area-efficient partial-sum architecture for polar decoders based on new matrix generator. In 14th IEEE International New Circuits and Systems Conference, NEWCAS 2016, Vancouver, BC, Canada, June 26-29, 2016. pages 1-4, IEEE, 2016. [doi]
Abstract is missing.