Self-referential verification for gate-level implementations of arithmetic circuits

Ying-Tsai Chang, Kwang-Ting Cheng. Self-referential verification for gate-level implementations of arithmetic circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(7):1102-1112, 2004. [doi]

Abstract

Abstract is missing.