An Aging-Aware CMOS SRAM Structure Design for Boolean Logic In-Memory Computing

Wei Chang, Yu-Guang Chen, Po-Yeh Huang, Jin-Fu Li. An Aging-Aware CMOS SRAM Structure Design for Boolean Logic In-Memory Computing. In Luigi Dilillo, Luca Cassano, Athanasios Papadimitriou, editors, 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2021, Athens, Greece, October 6-8, 2021. pages 1-4, IEEE, 2021. [doi]

Authors

Wei Chang

This author has not been identified. Look up 'Wei Chang' in Google

Yu-Guang Chen

This author has not been identified. Look up 'Yu-Guang Chen' in Google

Po-Yeh Huang

This author has not been identified. Look up 'Po-Yeh Huang' in Google

Jin-Fu Li

This author has not been identified. Look up 'Jin-Fu Li' in Google