Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hoseok Chang, Junho Cho, Wonyong Sung. Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit. In Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2006, Proceedings, October 2-4, 2006, Banff, Alberta, Canada. pages 71-76, IEEE, 2006. [doi]

This author has not been identified. Look up 'Hoseok Chang' in GoogleThis author has not been identified. Look up 'Junho Cho' in GoogleThis author has not been identified. Look up 'Wonyong Sung' in Google

runs on WebDSL