Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit

Hoseok Chang, Junho Cho, Wonyong Sung. Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit. In Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2006, Proceedings, October 2-4, 2006, Banff, Alberta, Canada. pages 71-76, IEEE, 2006. [doi]

Abstract

Abstract is missing.