Yen-Jen Chang, Feipei Lai, Chia-Lin Yang. Zero-aware asymmetric SRAM cell for reducing cache power in writing zero. IEEE Trans. VLSI Syst., 12(8):827-836, 2004. [doi]
No references recorded for this publication.
No citations of this publication recorded.