A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective

Subho Chatterjee, Mitchelle Rasquinha, Sudhakar Yalamanchili, Saibal Mukhopadhyay. A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective. IEEE Trans. VLSI Syst., 19(5):809-817, 2011. [doi]

Authors

Subho Chatterjee

This author has not been identified. Look up 'Subho Chatterjee' in Google

Mitchelle Rasquinha

This author has not been identified. Look up 'Mitchelle Rasquinha' in Google

Sudhakar Yalamanchili

This author has not been identified. Look up 'Sudhakar Yalamanchili' in Google

Saibal Mukhopadhyay

This author has not been identified. Look up 'Saibal Mukhopadhyay' in Google