A CPL-based dual supply 32-bit ALU for sub 180nm CMOS technologies

Bhaskar Chatterjee, Manoj Sachdev, Ram Krishnamurthy. A CPL-based dual supply 32-bit ALU for sub 180nm CMOS technologies. In Rajiv V. Joshi, Kiyoung Choi, Vivek Tiwari, Kaushik Roy, editors, Proceedings of the 2004 International Symposium on Low Power Electronics and Design, 2004, Newport Beach, California, USA, August 9-11, 2004. pages 248-251, ACM, 2004. [doi]

Authors

Bhaskar Chatterjee

This author has not been identified. Look up 'Bhaskar Chatterjee' in Google

Manoj Sachdev

This author has not been identified. Look up 'Manoj Sachdev' in Google

Ram Krishnamurthy

This author has not been identified. Look up 'Ram Krishnamurthy' in Google