Challenges for silicon technology scaling in the Nanoscale Era

Tze-Chiang Chen. Challenges for silicon technology scaling in the Nanoscale Era. In 35th European Solid-State Circuits Conference, ESSCIRC 2009, Athens, Greece, 14-18 September 2009. pages 1-7, IEEE, 2009. [doi]

Authors

Tze-Chiang Chen

This author has not been identified. Look up 'Tze-Chiang Chen' in Google