An efficient graph representation for arithmetic circuitverification

Yirng-An Chen, Randal E. Bryant. An efficient graph representation for arithmetic circuitverification. IEEE Trans. on CAD of Integrated Circuits and Systems, 20(12):1443-1454, 2001. [doi]

Abstract

Abstract is missing.