Interconnect synthesis of heterogeneous accelerators in a shared memory architecture - researchr publication

researchr

You are not signed in
Sign in
Sign up

Yu-Ting Chen, Jason Cong. Interconnect synthesis of heterogeneous accelerators in a shared memory architecture. In IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015, Rome, Italy, July 22-24, 2015. pages 359-364, IEEE, 2015. [doi]

Abstract is missing.

runs on WebDSL