The area-efficient gate level information flow tracking schemes of digital circuit with multi-level security lattice

Yongliang Chen, Xiaole Cui, Xiaoxin Cui, Xing Zhang. The area-efficient gate level information flow tracking schemes of digital circuit with multi-level security lattice. Microelectronics Journal, 144:106088, February 2024. [doi]

Authors

Yongliang Chen

This author has not been identified. Look up 'Yongliang Chen' in Google

Xiaole Cui

This author has not been identified. Look up 'Xiaole Cui' in Google

Xiaoxin Cui

This author has not been identified. Look up 'Xiaoxin Cui' in Google

Xing Zhang

This author has not been identified. Look up 'Xing Zhang' in Google