An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability

Junchao Chen, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang. An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability. In 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea (South), May 20-23, 2012. pages 1835-1838, IEEE, 2012. [doi]

Authors

Junchao Chen

This author has not been identified. Look up 'Junchao Chen' in Google

Kwen-Siong Chong

This author has not been identified. Look up 'Kwen-Siong Chong' in Google

Bah-Hwee Gwee

This author has not been identified. Look up 'Bah-Hwee Gwee' in Google

Joseph S. Chang

This author has not been identified. Look up 'Joseph S. Chang' in Google