A bit-level pipelined VLSI architecture for the running order algorithm

Chun-Te Chen, Liang-Gee Chen, Jue-Hsuan Hsiao. A bit-level pipelined VLSI architecture for the running order algorithm. IEEE Transactions on Signal Processing, 45(8):2140-2144, 1997. [doi]

Abstract

Abstract is missing.