Efficient BIST TPG design and test set compaction for delay testing via input reduction

C.-A. Chen, S. K. Gupta. Efficient BIST TPG design and test set compaction for delay testing via input reduction. In ICCD. pages 32-39, 1998. [doi]

Abstract

Abstract is missing.