A 12.5 Gbps clock and data recovery circuit with phase interpolation based digital locked loop

Gang Chen, Min Gong, Chun Deng. A 12.5 Gbps clock and data recovery circuit with phase interpolation based digital locked loop. IEICE Electronic Express, 17(20):20200302, 2020. [doi]

Abstract

Abstract is missing.