Kai Chen, Young-Hwan Kim. Current source model of combinational logic gates for accurate gate-level circuit analysis and timing analysis. In VLSI Design, Automation and Test, VLSI-DAT 2015, Hsinchu, Taiwan, April 27-29, 2015. pages 1-4, IEEE, 2015. [doi]
Abstract is missing.