A FPGA vernier digital-to-time converter with 3.56ps resolution and -0.23∼+0.2LSB inaccuracy - researchr publication

researchr

You are not signed in
Sign in
Sign up

Poki Chen, Juan-Shan Lai, Po-Yu Chen. A FPGA vernier digital-to-time converter with 3.56ps resolution and -0.23∼+0.2LSB inaccuracy. In Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, CICC 2008, DoubleTree Hotel, San Jose, California, USA, September 21-24, 2008. pages 209-212, IEEE, 2008. [doi]

Abstract is missing.

runs on WebDSL