StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network - researchr publication

researchr

You are not signed in
Sign in
Sign up

Gang Chen 0023, Yehua Ling, Tao He, Haitao Meng, Shengyu He, Yu Zhang, Kai Huang 0001. StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network. IEEE Trans. on CAD of Integrated Circuits and Systems, 39(11):4179-4190, 2020. [doi]

Abstract is missing.

runs on WebDSL