A 40Gb/s TX and RX chip set in 65nm CMOS

Ming-Shuan Chen, Yu-Nan Shih, Chen-Lun Lin, Hao-Wei Hung, Jri Lee. A 40Gb/s TX and RX chip set in 65nm CMOS. In IEEE International Solid-State Circuits Conference, ISSCC 2011, Digest of Technical Papers, San Francisco, CA, USA, 20-24 February, 2011. pages 146-148, IEEE, 2011. [doi]

Authors

Ming-Shuan Chen

This author has not been identified. Look up 'Ming-Shuan Chen' in Google

Yu-Nan Shih

This author has not been identified. Look up 'Yu-Nan Shih' in Google

Chen-Lun Lin

This author has not been identified. Look up 'Chen-Lun Lin' in Google

Hao-Wei Hung

This author has not been identified. Look up 'Hao-Wei Hung' in Google

Jri Lee

This author has not been identified. Look up 'Jri Lee' in Google