Chun-hong Chen, Chi-Ying Tsui. Timing Optimization of Logic Network Using Gate Duplication. In Proceedings of the 1999 Conference on Asia South Pacific Design Automation, January 18-21, 1999, Wanchai, Hong Kong. pages 233-236, IEEE, 1999. [doi]
Abstract is missing.