An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology

Qingyu Chen, Haibin Wang, Li Chen, Lixiang Li, Xing Zhao, Rui Liu, Mo Chen, Xuantian Li. An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology. J. Electronic Testing, 32(3):385-391, 2016. [doi]

Authors

Qingyu Chen

This author has not been identified. Look up 'Qingyu Chen' in Google

Haibin Wang

This author has not been identified. Look up 'Haibin Wang' in Google

Li Chen

This author has not been identified. Look up 'Li Chen' in Google

Lixiang Li

This author has not been identified. Look up 'Lixiang Li' in Google

Xing Zhao

This author has not been identified. Look up 'Xing Zhao' in Google

Rui Liu

This author has not been identified. Look up 'Rui Liu' in Google

Mo Chen

This author has not been identified. Look up 'Mo Chen' in Google

Xuantian Li

This author has not been identified. Look up 'Xuantian Li' in Google