Improving system latency of AI accelerator with on-chip pipelined activation preprocessing and multi-mode batch inference

Wenxuan Chen, Zheng Wang, Ming Lei, Bo Dong, Zhuo Wang, Yongkui Yang, Chao Chen 0022, Weiyu Guo, Chen Liang, Qian Zhang, Wenqi Fang, Zhibin Yu. Improving system latency of AI accelerator with on-chip pipelined activation preprocessing and multi-mode batch inference. In 3rd IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2021, Washington, DC, USA, June 6-9, 2021. pages 1-4, IEEE, 2021. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.