A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS

Mingliang Chen, Keke Wu, Yupeng Shen, Zhiyu Wang, Hua Chen 0003, Jiarui Liu, Faxin Yu. A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS. IEICE Electronic Express, 18(11):20210171, 2021. [doi]

Authors

Mingliang Chen

This author has not been identified. Look up 'Mingliang Chen' in Google

Keke Wu

This author has not been identified. Look up 'Keke Wu' in Google

Yupeng Shen

This author has not been identified. Look up 'Yupeng Shen' in Google

Zhiyu Wang

This author has not been identified. Look up 'Zhiyu Wang' in Google

Hua Chen 0003

This author has not been identified. Look up 'Hua Chen 0003' in Google

Jiarui Liu

This author has not been identified. Look up 'Jiarui Liu' in Google

Faxin Yu

This author has not been identified. Look up 'Faxin Yu' in Google