A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS - researchr publication

researchr

You are not signed in
Sign in
Sign up

Mingliang Chen, Keke Wu, Yupeng Shen, Zhiyu Wang, Hua Chen 0003, Jiarui Liu, Faxin Yu. A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS. IEICE Electronic Express, 18(11):20210171, 2021. [doi]

Abstract is missing.

runs on WebDSL