Qiang Chen, Chen Xin, Chenglong Zou, Xin'an Wang, Bo Wang. A low bit-width parameter representation method for hardware-oriented convolution neural networks. In Yajie Qin, Zhiliang Hong, Ting-Ao Tang, editors, 12th IEEE International Conference on ASIC, ASICON 2017, Guiyang, China, October 25-28, 2017. pages 148-151, IEEE, 2017. [doi]
Abstract is missing.