Partial scan designs without using a separate scan clock

Kwang-Ting Cheng. Partial scan designs without using a separate scan clock. In 13th IEEE VLSI Test Symposium (VTS 95), April 30 - May 3, 1995, Princeton, New Jersey, USA. pages 277-282, IEEE Computer Society, 1995. [doi]

Abstract

Abstract is missing.