Chih-Chi Cheng, Chao-Tsung Huang, Po-Chih Tseng, Chia-Ho Pan, Liang-Gee Chen. Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 5190-5193, IEEE, 2005. [doi]
Abstract is missing.