Statistical Timing and Power Optimization of Architecture and Device for FPGAs

Lerong Cheng, Wenyao Xu, Fang Gong, Yan Lin, Ho-Yan Wong, Lei He. Statistical Timing and Power Optimization of Architecture and Device for FPGAs. TRETS, 5(2):9, 2012. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.