Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC

Yuanqing Cheng, Lei Zhang 0008, Yinhe Han, Jun Liu, Xiaowei Li 0001. Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC. In Proceedings of the 20th IEEE Asian Test Symposium, ATS 2011, New Delhi, India, November 20-23, 2011. pages 181-186, IEEE Computer Society, 2011. [doi]

Authors

Yuanqing Cheng

This author has not been identified. Look up 'Yuanqing Cheng' in Google

Lei Zhang 0008

This author has not been identified. Look up 'Lei Zhang 0008' in Google

Yinhe Han

This author has not been identified. Look up 'Yinhe Han' in Google

Jun Liu

This author has not been identified. Look up 'Jun Liu' in Google

Xiaowei Li 0001

This author has not been identified. Look up 'Xiaowei Li 0001' in Google