High speed algorithm and VLSI architecture design for decoding BCH product codes

Zhipei Chi, Keshab K. Parhi. High speed algorithm and VLSI architecture design for decoding BCH product codes. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2002, May 13-17 2002, Orlando, Florida, USA. pages 3089-3092, IEEE, 2002. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.